3. OGP120 Design of Ultra Low-Power FHSS Transceiver for Wireless Communication Applications

S.No.	Particulars	Details							
1.	Project Team	PI: Shri Anuku	I C.	Co-PI: Shri P P Sahu		Pre	Presenter : Shri CH V		
		Baishya					Narasimha Rao, SFP		
2.	Contact Details	Organization/ Organization/ Institute:							
		Institute: Tezp	ur	Tezpur University					
		University		Email: pps@tezu.ernet.in					
		M:9435081172	2	Date of	Joining of JRF(s):				
		Email:		27.10.2014 and 18.11.2014					
		anukul@tezu.e	ernet.in	(Left the	e project before				
				comple	tion)				
3.	SAC Focal Person(s)	Shri CH V Nara	isimha Ra	o, 5272/	94				
4.	Project Duration	Start Date: 25	<u>5-09-2014</u> Actual Completion Date:				Duration: 2		
	.		-	<u>31/03/2</u>		Years			
5.	Budget	Year	Approved Received		Date	Date when Budget			
	(with yearly break-	A st Maran	Bud	get	Budget		received		
	up):	1 st Year	29,00,0	00.00	20,25,000.00	25.9.2014			
		Z ^{ind} Year	20.00 (200.00	2,24,000.00		6.2.2018		
6	Source of gotting	Total Fund	29,00,0		22,49,000.00	utions			
0.	information about	Tick the appro	priate: <u>In</u>	rougn ou	ner academic instit	utions			
7.	Salient Features of th	e Proiect:							
	This project is specific	cally focused on	the desig	n and an	alvsis of frequency	hopping	spread spectrum		
	transceiver for wirel	ess [°] communicat	tion appli	cations v	vith particular atte	ntion to	transmitter and		
	receiver system desig	n. This work als	o attemp	ts to add	ress the issues asso	ociated v	with the design of		
	some of the critical C	MOS RF analog	circuits er	nployed i	in the proposed arc	hitectur	e. The key analog		
	circuit block in the transmitter is the Voltage Controlled Oscillator (VCO) with reasonably wide								
	bandwidth. We have designed a new CMOS current starved voltage controlled ring oscillator								
	(CSVCRO) and verified it by simulating in 0:18 μ m CMOS technology. The VCO architecture proposed								
	here provides high lin	re provides high linear relationship between oscillation frequency over a reasonably lower range of							
	control voltage and r	voltage and results in a large tuning range. The linear frequency sweep is obtained without ving any additional compensation techniques resulting in less circuit complexity, die area and consumption. We have also custom-designed the digital and mixed signal circuits such as 4-bit vord generator, PN sequence generator, 8:1 multiplexer, serial-to-parallel (S2P) converter, to-analog converter (DAC)etc. using the standard architectures in order to complete the							
	nower consumption								
	data word generator								
	Digital-to-analog con								
	transmitter system. T	The key analog circuit blocks in the receiver section are the RF front-ends such as							
	Low noise amplifier (L	LNA), wide band or frequency independent precision rectifier and the Frequency-							
	to-voltage converter	(FVC). We have designed a CMOS based low noise amplifier with L-type input							
	matching network an	d π - type output matching network. The input L-type matching network is used							
	to fix the Q-factor who	ereas the output π –type matching network provides an extra degree of freedom							
	to adjust the bandwi	bandwidth. We have also conceptualized a new sinusoidal full wave precision rectifier							

	architecture which was implemented with 0:18µm CMOS technology. The circuit gives a d.c. output								
	voltage, the magnitude of which is nearly the same as the peak input voltage over a frequency with a								
	very low ripple voltage and low harmonic distortion. We have also designed and implemented the								
	sub-ci	sub-circuits like analog-to-digital converter (ADC), parallel-to-serial converter (P2S), Differentiator,							
	Integrator, Logarithmic and anti-logarithmic amplifiers, Comparator, Coding network etc. in order								
	complete the receiver system.								
8.	Technological Experience gained:								
	S.N Planned		Achieved	Expe	erience gained				
	o. Objectives			Objectives					
	1	1 Literature survey		completed	Gair	ed experience in	state-of-the-art CMOS RF design		
						g low power	CMOS technology in wireless		
					com	munication			
	2	Transceiver		completed	Learnt about various transceiver systems which helped in				
		conceptualisa	ition		conceptualization of the proposed system				
	3	Transmitter d	esign	completed	Lear	Learnt to design the analog and digital circuits using low			
					pow	er CMOS technolo	gy		
	4	Receiver desi	gn	completed	Lear	nt to design the ar	nalog and digital circuits using low		
					pow	er CMOS technolo	gγ		
	5	System		Partially	Lear	nt to integrate	the sub-circuits of both the		
		Integration		completed	tran	smitter and rec	eiver. This is the most time		
					cons	uming job which	needs re-design of many sub-		
		6 EDA Tool completed			circuits.				
	6			completed	Learnt a lot on how to use EDA tool for designing Lov				
					pow	er RF circuits usinន្	g CMOS technology.		
9. Details of project Deliverables Further usages (by ISRO as well as				ISRO as well as your institute/					
	deliverable and				other user agencies)				
	wheth	whether the same Har		lardware		i) FHSS Transceiver system using 0.18 μ m CMOS			
	is used further?					technology in the	2-4 GHz frequency band.		
					ii) Sub-modules of the transceiver system in 0.18 μ m				
						CMOS technology	/		
10.	Have	you been able	to im	prove any har	dware	/ software/ othe	r deliverable of the project after		
	comp	etion? (throug	n furth	er research) N	lo, be	cause license of th	e EDA tool is expired and it is too		
	costly	•							
11.	Do yo	u think that the	delive	erables are use	d effe	ctively? Share you	r opinion and reason for your		
	opinic	on.							
	Yes, b	ecause circuits	were o	lesigned using	the re	commended EDA	tool and CMOS PDK.		
12.	How c	lo you rate the	delive	rable of projec	t? Vei	y Good			
13.	Is this your first RESPOND Project with SAC? Yes								
14.	It no,	If no, mention details of your earlier project/s with RESPOND : -							
15.	. Human Resource			Researchers		Numbers	Qualification		
	Devel	opment at	PI			1	Ph.D		
	Institu	ite:	Co-P			1	Ph.D		
			Othe	r (Specify)		2	M.Tech		
16.	Whet	her any researc	her ha	s been able to	pursu	e study through p	roject? No		
17.	If yes,	mention type of	of degr	ee and details					
1									

18	What is the current	Profile Organization						
10.	profile of		Fiojile		Organization			
	JRF/others	Not Known (Left the project before completion)			Not Known			
	researchers							
	involved in the							
	project?							
19.	Numbers of publicat	ions resulted	out of the proje	ect work, include e	even those published after			
	project was complete	ed : -						
20.	List of Paper Publicat	ions : Internat	ional Journal: To	be published				
21.	IPR/ MoU: Patent/ Te	echnology Trai	nsfer/ MoU (Appl	ied, Granted) No				
22.	Awards and Recognition for the Project : -							
23.	Whether any workshop/ symposium organized through project? (Both Jointly or Individually) : -							
24.	Details of new/	Particulars	Numbers	Currently in	use as well as purpose			
	augmented			(Occasio	onally, Frequently)			
	infrastructure/	Desktop	3	Frequently	ý			
	facility build	Printer	1	Frequently	ý			
	through the	Lab facility	1	Frequently	ý			
	projects and							
	whether it is in use							
	at present?							
25.	Do you think that the	equipments/	facilities / lab/ so	oftware/ hardware	established through project			
	are useful for the inst	titute? Share y	our opinion and	reason for your opi	nion. :			
	Yes, because students	s are using the	facilities for their	Project work				
26.	Has the project gener	rated any new	area or avenue f	or further research	?:			
	Yes on Low power CN	105 VLSI Desig	n					
27.	Has the project receive	ved any recogi	hition/ award/ ap	preciation at acade	emic forum? : No			
28.	Has the project helpe	d you in your	annual appraisal	ratings at your inst	itute? : No			
29.	Do you think that	Particular Reason						
	RESPOND projects	Yes	PLs can con	tinue their research	by procuring facilities out of			
	are neiping	103	project fun	project fund which are otherwise not av				
			Institutes	Institutes				
	general?							
30.	According to you, how	According to you, how RESPOND projects can be of more usefulness to academia?:						
	Already useful							
31.	Any other Information/ Suggestion: JRFs left the project around well before completion of the							
	project.							

Observation/ Recommendation:

- Shri CH V Narasimha Rao, SFP, presented the status.
- The project has fulfilled its objectives and very good work has been done. FHSS transceiver has been developed using 180 nm SCL foundry. The same has been tested and delivered to SAC.
- Project is completed during 2018-19. Summary of findings sent to ISRO-HQ.

FORM OF FUND UTILISATION CERTIFICATE

(PROJECTS/SCHEMES)

(2017-2018)

Name of the Nodal Institution : Tezpur University

Department of Organisation : Electronics & Communication Engg

Name of the Project Scheme : RESPOND

Certified that out of Rs 2,24,000.00 of Grant-in-aid sanctioned during the financial year 2017-18 in favour of Anukul C Baishya On the subject project/scheme for the third (first/ second / third) year by Government of India, Department of Space, Bangalore as per Sanction Order No. DOS/PAO/GIA/2017-18/131 dated 06.02.2018 and Rs 1,32,817.00 Unspent balance of the previous year a sum of Rs 2,30,730.00 has been utilized during the current financial year 2017-18 on the Project / Scheme and the balance amount of Rs 1,26,087.00 remaining unutilized at the end of the year will be surrendered to Pay and Accounts Officer, Department of Space, Bangalore duly supported by consolidated Audited statement of accounts, reports, papers, compendium of data analysis etc.

1824

Project Investigator

Head of Institution

(with seal)

Registrar Tezpur University Napaam,Tezpur



(with seallegistrar Tezpur University



AUDITED STATEMENT OF ACCOUNTS

1.	Project Title	: "Design of Ultra Low Power FHSS Transceiver for Wireless
		Communication Applications"
2.	Name of the PI & Designation	: Anukul C. Baishya
3.	Name & Address of Institution	: Tezpur University, Po: Napaam, Tezpur, Assam, Pin:784028
4.	ISRO/DOS Letter/Sanction Ord	er No & Date : ISRO/RES/3/663/2014-15 dtd. July, 2014 &
	B.1902/46/2014 dtd. 16.9.2014 d	& DOS/PAO/GIA/2017-2018/131/649 dtd 06.02.2018
5.	Period of Statement	: 01.04.2017 to 31.03.2018
6.	Total Grants Approved/ Grants	for the Year : Rs 29.5 lakhs (2 nd yr Grant Rs 2.24 lakhs)
7.	University/Institute Sanction N	o & Date: DOS/PAO/GIA/2014-15/52/398 dtd. 25.09.2014
8.	Expenditure Statement for the p	eriod : 01.04.2017 to 31.03.2018
	and the second	

Sl No.	Budget Item	Amount Sanctioned	by ISRO/DOS/	Expenditure	Dalamaa
		Unspent balance of the previous year	Fund received	incurred	Balance
1	Equipment	2459.00	0.00	0.00	2459.00
2	Manpower	10483.00	0.00	0.00	10483.00
3	Consumables & supplies	1,02,643.00	0.00	0.00	1,02,643.00
4	Contingency	29,067.00	0.00	0.00	29,067.00
5	Travel	(-) 30590.00	75,000.00	62,975.00	(-) 18,565.00
6	Overhead	18,755.00	1,49,000.00	1,67,755.00	0.00
	Total	1,32,817.00	2,24,000.00	2,30,730.00	1,26,087.00

Project Investigator

Technical Officar Dapartment Tezpur University

Finance Officer 26/10/18 Joint Registrar Tezpur University

+

Head of the Institution Registrar Tezpur University Napaam, Tezpur

